Menu

Latest articles

Debugging in Extreme Context through QEMU+Linux-KVM
During recent research in developing NoirVisor, I find it exceedingly difficult to develop without using sufficient debugging facilities (i.e.: It is very [...]
Use Variadic Macro for Debug Printing
In Debug-Printing, it is required to provide information useful enough so that problems can be diagnosed easily. If the printed messages include source [...]
Example of “Ridiculous” Science Research: How to Learn The True Nature of a Black Box?
Here is a fictional story of a science research. An institution wants to investigate how rats see things. Researchers put a cat near a rat, then the rat [...]
Rebellious Idea for Privacy-Security Researchers: Big-Data Neutralization System
The goal of this system is to let the service collect fake data so that service provider may not exploit the users by inferring the habit of users. [...]
LRU Cache-Like Array-Based Linked List
In some circumstances, we may need to implement a limited-size list that works like LRU cache. Most implementations are done by recording the latest time [...]
Intercept Interrupt Window on AMD-V
Interrupt Window means a specific timing that a processor can inject an interrupt. On Intel VT-x, there is an option to intercept Interrupt Window by [...]
Create Extra Consoles for Your Program. Control Your Extra Console with Escaping.
Introduction You might want an extra console for your program. However, you may realize that you can only have one console per process. Functions like [...]
Incomplete Guide of NieR:Re[in]carnation
NieR:Re[in]carnation is an online mobile game that can be played on Android cellphones and iPhones. This blog serves as an incomplete guide of this game. [...]
Introduction to NoirVisor CVM: The Open-Source Alternative of the Windows Hypervisor Platform.
The “Customizable Virtual Machine” feature, abbreviated as CVM, is the latest feature of NoirVisor developed in October, 2021. This feature [...]
MTRR Emulation: Beginner’s Common Mistake in EPT Setup
According to Chapter 28.2.7 “EPT and Memory Typing”, Volume 3, Intel 64 and IA-32 Architecture Software Developer’s Manual, the MTRRs [...]